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flop, a i d  a pa& of gates for gating set and reset pulses to 
the flip-flop. Cross coupling from the flip-flop output of 
one channel to  the set gate of the other channel prevents 
both channels from simukaneously producing outputs. 
Each channel includes a capacitor which must be charged 
each time a channel is activated. This capacitor causes the 
channel to ignore data modulated at greater than the de- 
sired rate. A bias circuit for the discriminator may be 
adjusted so that neither the ofies nor the zeros channel 
will be activated unless the frequency shift is greater than 
pome desired minimum value. 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics anmd Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
Background of the invention 
In prior art FSK (frequency shift keyed) demodulators, 
the incoming signal is fed to  a discriminator and the ont- 
put of the discriminator summed to produce the conven- 
tional S shaped curve. This output is applied to the inputs 
of two Schmitt trigger circuits, one of which is respon- 
sive to negative voltages and the other of which is respon- 
sive to positive voltages. Thus, the channel for decoding 
binary ones must be different from the channel for decod- 
ing binary zeros. Furthermore, these demodulators have 
heretofore lacked a simple and reliable means for rejecting 
data when it is applied at a rate greater than some desired 
rate. A further disadvantage of the prior art demodulators 
has been their inaccuracy. 
Brief summary of the invention 
i The above stated objects are accomplished by provid- 
i ing a frequency discriminator in combination with two de- coding channels. The discriminator produces a first outputi 
\ a t h e  shift in frequency and this output is applied to a )  
channel for decoding binary zeros. 
in response to a positive shift in frequency and this output1 
is applied to a channel for decoding binary ones. n e  dis- 
1 
i The two channels are identical and each includes a dis- criminator rectifier, a flip-flop, and a pair of gates respon- lo sive to  output signals from the discriminator rectifier for selectively setting and resetting the flip-flop. The discrimi- 
nator rectifier circuit includes a capacitor which must 
discharge to a value before the set gate 
may be conditioned to set the flip-flop. The arrangement 
binary ones and zeros, respectively, a 15 is such that the capacitor must be recharged before the 
to condition the set gate. Thus, the ignores or re- 
jects data received at a rate greater than the charge-dis- 
charge lime of the capacitor 
and its mode of oBera- 
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This invention relates to an FSK demodulator having a 
discriminator for detecting positive and negative frequency 
shifts representing 
discriminator and a zeros decoding channel responsive to 
a second output from the discriminator. The two channels 
are identical and each includes a discriminator rectifier, 
a first gate responsive to the discriminator rectifier, a flip- 2o 
Ones decoding responsive to One Output from the discriminator recitifier may produce =other output signal 
Other objects of the 
tion will become apparent upon consideration of the fol- 
lowing description and the accompanying drawing. 
Brief description of figures 
25 
FIG. 1 is a block diagram of the invention; 
FIG. 2 shows the details of the discriminator; 
FIG. 3 shows the details of a discriminator rectifier; 
FIG. 4 shows a gate suitable for use in the circuit of 
FIG. 5 shows a gate suitable for use as a set or reset 
30 FIG. 1; and 
gate. 
Description of preferred embodiment 
As shown in FIG. 1, a preferred embodiment of the 
35 invention comprises an input lead 10 connected through 
a capacitor C1 and resistor R1 to a band pass filter 12. 
The output of filter 12 is connected to an amplifier-limiter 
14 and the output of the amplifier is connected to the 
4o input of a frequency discriminator 16. The filter 12, am- 
plifier 14 and discriminator 16 may be of conventional 
design. However, discriminator 16 should be of a type 
which produces a positive output signal on a first lead 18 
in response to a negative shift in the frequency of the 
input signal and produces a positive output signal on a 
The signals on leads 18 and 20 are fed to two separate 
but identical decode channels. One channel decodes 'binary 
ones and the other channel decodes binary zeros. 
The chamel for decoding binary ones comprises a dis- 
50 criminator rectifier 24, first, second, and third gates 26, 
28 and 30, and a bistable flip-flop 32. Lead 20 connects 
one output of discriminator 16 to the input of discrimina- 
tor rectifier 24. Discriminator rectifier '24 has a first out- 
put connected by a lead 34 to  the input of gate 26 and a 
55 second output connected by a lead 36 to one input of 
45 second lead 20 in response to a positive shift. 
An object of this invention is to provide an FSK de- 
modulator wherein the discriminator outputs are main- 
tained separate and applied to two identical decoding chan- 
nels, one of said channels decoding binary ones and the 
other of said channels decoding binary zeros. 
Another object of the invention is to provide an FSK 
demodulator having means for rejecting or ignoring data 
applied thereto at greater than some predetermined rate. 
StiIl another object of the invention is to provide an 
accurate FSK demodulator that is simple and relagydy 
inexpensive. +- - 
-A&re of the invention is the provision of a bias I/  
circuit for biasing the frequency discriminator in an FSK !i 
demodulator so that the discriminator produces outputs '' 
only when the frequency of the applied signal shifts by 
more than some predetermined value. 
gate 36). 
The gate 28 has a first input connected by way of a 
lead 38 to the output of gate 26. A lead 40 connects the 
"reset" o r  '?" output of flip-flop 32 to a second input of 
gate 28, and clock pulses are applied to third input of 
gate 28 over a lead 42. In a typical embodiment of the 
invention, a source (not shown) supplies clock pulses 
to lead 42 at the rate of 250 pulses per second. As sub- 
sequently explained, a clock pulse on lead 42 will pro- 
duce an output from gate 28 if the signal on lead 38 is 
positive aild the signal on lead 40 is negative at  the time 
the clock pulse is applied. Output signals from gate 28 
are applied over a lead 44 to the reset input terminal of 
flip-flop 32. 
The gate 35 has three inputs, one of which is connected 
to lead 36 as previously described. Clock pulses on lead 
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42 are applied to the second input. The third input is 
connected by a lead 46 to the “set” or a “0” output of 
the flip-flop 32’ for the zero decode channel. A lead 48 
connects the output of gate 30 to the “set” input termi- 
nal of flip-flop 32. 
The channel for decoding binary zeros is the same as 
the one decoding binary ones, hence, like elements have 
been assigned like reference numerals but with a super- 
script. The channel for decoding binary zeros comprises a 
discriminator rectifier 24’, first, second and third gates a6‘, 
2s’ and 3W, and a bistable flip-flop 32’. Lead 18 con- 
nects one output of discriminator 1~6 to the input of dis- 
criminator rectifier 24’. Discriminator rectifier 24‘ has a 
first ouiput connected by a lead 34‘ to the input of gate 
2C and a second output connected by a lead 36‘ to one 
input of gate 30”. 
The gate 28’ has a first input connected by way of a 
lead 38’ to the output of gate 26‘. A lead 40‘ connects 
the “reset” or ‘‘G” output of flip-flop 32’ to a second 
input of gate 28’, and clock pulses are applied to a third 
input of gate 28’ over lead 42. 
The gate 30‘ has three inputs, one of which is con- 
nected to lead 36‘ as previously described. Clock pulses 
on lead 42 are applied to  the second input. The third in- 
put is connected by a lead 46‘ to the “set” or “1” output 
of the flip-flop 32 for the ones decode channel. A lead 48‘ 
connects the output of gate 3Q’ to the “set” input termi- 
nal of flip-flop 32’. 
The discriminator 16 may be of the type shown in 
FIG. 2. It comprises a pair of capacitors C7 and C8 and 
a pau of inductances LB and L2 connected to form two 
series tuned circuits. Lead 20 is connected as a tap on 
L1 to provide a positive output signal from the first tuned 
circuit upon a frequency shift in the positive direction and 
lead 18 is connected as a tap on L2 to provide a positive 
output signal from the second tuned circuit upon a fre- 
quency shift in the negative direction. 
The accuracy of the system as a whole may be greatly 
increased iby biasing discriminator 16 so that it will pro- 
duce output signals on lead 18 or 20 only when the fre- 
quency of the input signal decreases or increases by a 
specified amount. In a preferred embodiment, the dis- 
criminator is biased so that it produces an output signal 
only if the frequency shift exceeds -t-71/%. The bias 
voltage is applied to the discriminator over a lead 22 
from a voltage divider circuit. The voltage divider circuit 
comprises pair of resistances R2 and R5 connected in 
series between a -24.5 v. source and a -13 v. source. 
The lead 22 is connected t a  a point between R2 and R3 
and this point is connected through a capacitor C2 to 
ground. 
The discriminator rectifier 24 may be of the type shown 
in FIG. 3. Input signals to the circuit are applied through 
a diode 50 and a resistor R4 to the base of an NPN 
transistor 52. The emitter of the transistor is connected 
to a -13 v. source. A resistor R5 is connected between 
the base of transistor 52 and the -13 v. source. Two 
capacitors C3 and C4 are connected in parallel between 
the - 13 v. source and the junction between RA and diode 
50. The collector of the transistor is connected directly to 
a first output lead 34, and through a diode 56 to a sec- 
ond output lead 36. The lead 36 is connected by a lead 58 
to a junction 6% Junction 6Q is connected through a diode 
62 to the - 13 v. source. A capacitor C5 and a resistor R6 
are connected in parallel between junction 60 and a -24.5 
v. source. 
As shown in FIG. 1, the output lead 34 of the discrimi- 
nator rectifier is connected to a gate 26. This gate may be 
of the type shown in FIG. 4. The lead 34 is connected 
through a resistor R4 to the base of a PNP transistor 64. 
The base of the transistor is connected through a resistor 
R8 t o  ground. The emitter of the transistor is connected 
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output lead 38 of gate 26 is connected to a junction point 
between the col€ector and R9. 
The discriminator rectifier 24’ and gate 26’ may be 
identical to the discriminator rectifier 24 and gate 26 
previously described. 
The gates 28, 28‘, 30 and 30’ may take any one of sev- 
eral forms and may, for example, comprise a capacitor- 
resistor-diode circuit such as that shown in FIG. 5. Each 
gate produces an output pulse in response to a clock 
pulse input only if one input is a logical ONE ( - 13 v.) 
and the other input is a logical ZERO (-6.5 v.). For ex- 
ample, the gate 30 produces an autput signal in response 
to a clock pulse only if the signal on lead 36 is a logical 
ONE and the signal on lead 46 is a logical ZERO. The 
gate will not produce an output in response to  a clock 
pulse if the signal on lead 36 is a logical ZERQ, or if the 
signal on lead 46 is a logical ONE. 
As shown in FIG. 5, the gate 30 comprises a capacitor 
C6 connected between a pair of diodes 68 and 70. Clock 
pulses are applied to the gate over lead 42 which is con- 
nected to the cathode of diode 68. The output lead 48 
is connected to the anode of diode 70. A second input 
lead 46 is connected through a resistor R1Q to the junc- 
tion between C6 and the anode of diode 68. A third in- 
put lead 36 is connected through a further resistor ‘RIP 
to the junction between C6 and the cathode of diode 70. 
The clock pulse is a negative-going signal with a volt- 
age swing between ground and -13 v. Assuming that 
the signal on lead 36 is a logical ONE and the signal on 
lead 46 is a logical ZERQ, an negative-going clock pulse 
on input lead 42 causes the voltage level on output lead 
48 to shift in the negative diTection. The flip-flop 32 
may comprise a conventional circuit including a pairof 
cross-coupled NPN transistors. As is conventional in such 
circuits, one transistor is normally ON and the other is 
normally OFF. The signal appearing on lead 48 is applied 
to the base of the normally ON transistor to thus switch 
the flip-flop and provide an indication of a binally ONE 
data bit. For purposes of the present description, it is as- 
sumed that the ap-flops produce a -13 v. output signal 
to represent a logical ONE and a -6.5 v. output signal 
to represent a logical ZERO. 
Typical operation 
Assume that the carrier signal on input lead 10 is 
modulated with a 7Yz % positive frequency shift indicating 
binary ONE data. The signal passes through filter 12 and 
amplifier 14 to discriminator 16 which produces a posi- 
tive output signal. 
Prior to this time, the discriminator rectifier input 20 
has been biased at a DC voltage between -13 v. and 
-24.5 v. as determined by R2 and R3 of the bias network 
of FIG. 2. Thus, transistor 52 (FIG. 3) has been non- 
conducting and the output leads 34 and 36 of the discrimi- 
55 nator rectifier have been at or near ground level. There is 
a circuit from ground (FIG. 41, through resistors R8 and 
R7 to lead 34, through diode 56 (FIG. 3), lead 58, R6, to  
-24.5 v. Since R6 is much greater than 127 and RS, leads 
34 and 36 are substantially at ground level. 
When discriminator 16 receives the binary ONE data 
signal it produces a positive output signal on lead 2@ 
which rises until diode 50 (FIG. 3 )  becomes forward 
biased. This results in the charging of Capacitors C3 
and C4 until transistor 52 is driven to saturation. When 
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thus, blocking diode 56 and, via lead 34, turning tran- 
sistor 64 on. The turning on of transistor 64 disables the 
gate 28 to prevent clock pulses from reaching the Imset 
input terminal of flip-flop 32. The capacitor C5 begins 
70 to discharge from ground toward -24.5 Y. However, 
the discharge stops at -13 v. because at this point, the 
diode 62 begins conducting. This insures a relatively linear 
discharge time across capacitor C5 from ground to - 13 v. 
through a diode 66 to ground and the collector is con- The discharge time of capacitor C5 determines the maxi- 
nected through a resistor R9 to the -13 v. source. The 75 mum data modulation rate which, in the preferred em- 
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boiiment, is 30 C.P.S. Data modulated at greater than 
the 30 C.P.S. rate is not accepted or is “ignored” since the 
capacitor C5 will not have sufficient time to  discharge 
to the -13 v. level required to condition the gate 30. 
When the capacitor discharges sufficiently so that the 
voltage on lead 36 reaches the -13 v. level, it conditions 
one input of gate 30. At this time, a logical ZERO (-6.5 
v.) signal is being applied to  a second input of the gate 
by way of lead $6 from the “0” output of flip-flop 32’. 
Upon occurrerce of a clock pulse, the gate 30 produces 
an output signal to set flip-flop 32. The flip-flop produces 
an output signal indicating that the input data is a binary 
ONE. This signal is also applied by way of lead 46‘ to 
gate 48’ thereby preventing the flip-flop 32’ from being set. 
When flip-flop 32 is set, the signal T changes to  the 
-6.5 v. level and conditions one input of gate 28. How- 
ever, the gate does not pass clock pulses at this time to 
reset flip-flop 32. At the same time rectifier produced 
the signal on lead 36 to condition gate 30, it also produced 
a signal on lead 34 which turned on the transistor 64 in 
gate 26. Thus, as long as the positive frequency shift is 
maintained, transistors 52 and 64 are on and transistor 
64 produces an output which is substantially a t  ground 
level. This prevents the passage of clock pulses through 
the gate 28 to reset i@p-flop 32. 
Upon termination of the positive frequency shift the 
transistor 52 turns off. The voltage on lead 36 returns to 
ground level and blocks gate 30. The voltage on lead 34 
returns to  ground level and this causes transistor 64 to  
stop conducting. The voltage on lead 38 drops to  -13 v. 
and conditions gate 28. The second input to this gate is 
already conditioned by the -6.5 v. signal on lead 40. 
Thus, upon occurrence of the first clock pulse subsequent 
to termination of the positive frequency shift, gate 28 
produces an output signal to reset flip-flop 32. The signal 
on  lead 40 changes to the logical ONE level and blocks 
gate 28 so that further reset pulses are not applied to 
flip-flop 32. The signal on lead 44 changes to the logical 
ZERO level thus conditioning one input of gate 30’. This 
will permit flip-flop 32‘ to  be set if the next frequency 
shift should be in the negative direction because the 
represented data is a binary zero. 
The channel for decoding binary ones has been de- 
scribed in detail. The operation of the channel for de- 
coding binary zeros is the same. A negative frequency 
shift causes an output on lead 18 from discriminator 16. 
The discriminator rectifier 24‘ produces an output signal 
which conditions gate 3 0  and this gate reproduces 
an output to set flip-flop 32‘. Upon termination of the 
negative frequency shift, the signal on lead 34’ cuts gate 
26’ off and the output of gate 26‘ conditions gate 28’. 
The next clock pulse then passes through gate 28’ to 
reset flipflop 32’. 
In summary, the present invention provides a novel 
HSK demodulator which is simple in construction, reliable 
in operation, and superior in noise rejectivity. By means 
of the capacitor C5, a simple circuit is provided which 
automatically rejects data which is modulated at a rate 
higher than the desired maximum rate. Furthermore by 
a simple adjustment of the disoriminator bias voltage, it 
is possible to  vary the degree of frequency shift necessary 
to cause the discriminator to produce an output. 
Typical values of various circuit elements are as 
follows: 
R1-1O.OK 
R2-6.1OK 
R3-5.361K 
R4-60.4K 
R5-60.4K 
R6-301K 
R7-4.12K 
R8-4.12K 
R9-28 .OK 
C1-5.65 pfd. 
C3-.(n2 pfd. 
C5-.22 pfd. 
C245.65 pfd. 
C 6 . 0 2 2  pfd. 
While a preferred embodiment of the invention has 
been described in detail, this is only by way of illustration. 
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Various modifications of the invention will be obvious to 
those skilled in the art. 
We claim: 
1. A frequency shift keyed demodulator comprising: 
a frequency discriminator responsive to shifts in fre- 
quency of an incoming signal for producing first and 
second outputs in response to frequency shifts in 
first and second directions, respectively; 
first and second discriminator rectifier means responsive 
to said first and second outputs; 
first and second bistable flip-flops each having a set 
state and a reset state for selectively representing 
binary bits of data; 
a first gating means responsive to said first discrimina- 
tor rectifier for selectively setting and resetting said 
first flip-flop; 
a second gating means responsive to said second dis- 
criminator rectifier for selectively setting and resetting 
second flip-flop; and 
means for applying clock pulses to said first and said 
second gating means. 
2. A frequency shift keyed demodulator as claimed in 
claim 1 and further comprising: 
bias means for biasing said frequency discriminator 
whereby said frequency discriminator produces said 
first or said second output only when said frequency 
shifts by greater than a predetermined amount in 
said first or said second direction, respectively. 
3. A frequency shift keyed demodulator as claimed in 
said first gating means comprises a set gating means 
connected to said first discriminator rectifier, said 
clock pulses, and said second flip-flop, for setting 
said first flip-flop in response to a clock pulse only 
when said first discriminator rectifier produces an 
output signal and said second flip-flop is reset; and 
a reset gating means connected to said first discrimina- 
tor, said clock pulses, and the output of said first 
flip-flop, for resetting said first flip-flop in response 
to a clock pulse only when said first discriminator 
rectifier produces an output signal and said first flip- 
flop is set. 
4. A frequency shift keyed demodulator as claimed in 
said second gating means comprises a set gating means 
connected to said second discriminator rectifier, said 
clock pulses and said first flip-flop, for setting said 
second flip-flop in response to a clock pulse only 
when said second discriminator rectifier produces an 
output signal and said first flip-flop is reset; and 
a reset gating means connected to said second discrimi- 
nator, said clock pulses, and the output of said second 
flip-flop, for resetting said second flip-flop in response 
to  clock pulse only when said second discriminator 
rectifier produces an output signal and said second 
flip-flop is set. 
5. A frequency shift keyed demodulator as claimed in 
said first discriminator rectifier has first and second 
outputs connected to the set and reset gating means, 
respectively, of said first gating means; 
said second discriminator rectifier has first and second 
outputs connected to the set and reset gating means, 
respectively, of said second gating means; and 
said first and second discriminator rectifiers each in- 
clude capacitor means connected to their respective 
first outputs which must be charged before said out- 
puts may activate the respective set gating means, 
said capacitor means being charged by the first out- 
put of the respective discriminator rectifier. 
6. A frequency shift keyed demodulator as claimed in 
claim 4 wherein each of said discriminator rectifiers in- 
cludes: 
a transistor having a base, a collector and an emitter; 
claim 1 wherein: 
claim 3 wherein: 
claim 4 wherein: 
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means connecting an output of said frequency discrimi- 
a first voltage source connected to said emitter; 
a parallel resistor-capacitor circuit connected between 
a first diode connected between said emitter and said 
a second diode connected between said colleetor and 
a second output line connected to said collector. 
7. A frequency shift keyed demodulator as claimed in 
comprises: 
a further capacitor connected between two diodes which 
a sssnd transistor having a base, emitter and collector; 
a diode connecting seid emitter t~ a third voltage source; 
a resibtor connecting said collector to said first voltag-, 
source; and 
resistor mean$ cpnnected between said base and said 
third voltage source and said bass and one of said 
second output lines of said discriminator rectifiers. 
9. A frequency shift keyed demodulator as claimed in 
claim 3 wherein said frequewy disq-iminator comprises 
first and second tuned circuits connected in series, said 
bias means being connected intermediate said tuned cii- 
cuits, and said first and second outputs being output signals 
Of the Same 
nator to said base; 
a first output line and a second voltage source; 
first output line; 
said first output line; and 
6. 
claim 6 wherein each of said set gating 
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